The IDES16 primitive has been functional on #tangnano4k. Don't pay attention to the small values of the decoded parallel signals - my analyzer has only 16 input lines and I physically can't plug all the IDES16 outputs together with the input signals.

I will look at the other boards tomorrow.
#fpga #apicula #gowin #siped